

IN THE CLAIMS:

1 1-66. (Canceled).

1 67. (Previously Presented): A processor, comprising:

2 a first execution unit having a first and second input register coupled to first and
3 second inputs to a first arithmetic logic unit (ALU), the first and second input registers of
4 the first execution unit to store source operands;

5 a second execution unit having a first and second input register, the second regis-
6 ter coupled to a second input to a second ALU, the first and second input registers of the
7 second execution unit to store source operands; and

8 a mulitplexer (MUX) having i) a first input coupled to the first input of the first
9 ALU, ii) a second input coupled to the first input register of the second ALU, and iii) an
10 output directly providing a first input to the second ALU, the MUX permitting both the
11 first and second ALU to share the source operand stored in the first input register of the
12 first ALU.

1 68. (Previously Presented): The processor of claim 67, further comprising:

2 an instruction set defining a register decode value that specifies source operand
3 bypassing, such that the MUX, in response to the register decode value that specifies
4 source operand bypassing, selects the first input of the MUX coupled to the first input of
5 the first ALU as the output of the MUX, the output of the MUX providing the first input
6 to the second ALU.

1 69. (Previously Presented): The processor of claim 68, wherein the source operand by-
2 passing value allows the second execution unit to receive data stored at an effective

3 memory address specified by a displacement operand in the previous instruction executed
4 by the first execution unit.

1 70. (Previously Presented): The processor of claim 67, further comprising:

2 a local bus for communicating with a memory;
3 a register file for storing intermediate operands; and
4 an instruction decode stage for coupling the register file to the first and second in-
5 put registers of the first and second ALUs to provide intermediate operands as the source
6 operands, and for coupling a memory bus to the first input register of the of the first ALU
7 to provide source operands from the memory.

1 71. (Previously Presented): The processor of claim 70, wherein the first input register of
2 the first ALU provides source operands from the memory to both the first input to the
3 first ALU and to the first input of the MUX, thereby permitting the first input to the sec-
4 ond ALU to share the source operands from the memory directly from the first input reg-
5 ister of the first ALU.

1 72. (Previously Presented): The processor of claim 67, further comprising:

2 a pipeline of the processor, the pipeline having a plurality of stages including in-
3 struction decode, writeback, and execution stages, the execution stage having the first and
4 second execution units.

1 73. (Previously Presented): The processor of claim 72, further comprising:

2 an instruction set defining a register decode value that defines result bypassing
3 that allows bypassing of a result from a previous instruction executing in pipeline stages

4 of the processor by directly addressing a result register of the first and second execution
5 units.

1 74. (Previously Presented): The processor of claim 73, wherein the register decode value
2 comprises:

3 one of a result bypass (RRB) operand and an inter-unit result bypass (RIRB) op-
4 erand, each of which explicitly controls data flow within the pipeline of the processor.

1 75. (Previously Presented): The processor of claim 74, wherein the RRB operand de-
2 notes the first execution unit and the RIRB operand denotes the second execution unit.

1 76. (Previously Presented): The processor of claim 74, wherein the RRB operand explic-
2 itly infers feedback of the data delivered from the first execution unit to an input register
3 of the first execution unit over a feedback path.

1 77. (Previously Presented): The processor of claim 76, wherein the writeback stage
2 comprises an interstage register and wherein the RRB operand enables bypassing write-
3 back of the data processed by the first and second execution units to one of the register
4 file or the interstage register of the writeback stage.

1 78. (Previously Presented): The processor of claim 67, further comprising:

2 an instruction set defining a register decode value that defines source operand by-
3 passing that allows source operand data to be shared among the first and second execu-
4 tion units by directly addressing a source register of the first execution unit.

1 79. (Previously Presented): The processor of claim 78, wherein the source operand by-
2 passing value allows the second execution unit to receive data stored at an effective
3 memory address specified by a displacement operand in the previous instruction executed
4 by the first execution unit.

1 80. (Previously Presented): The processor of claim 67, further comprising:
2 a register file containing a plurality of general-purpose registers for storing inter-
3 mediate result data processed by the first and second execution units.

1 81. (Previously Presented): The processor of claim 67, wherein the first and second exe-
2 cution units are parallel execution units.

1 82. (Previously Presented): The processor of claim 67, further comprising:
2 a current execution unit as the first execution unit; and
3 an alternate execution unit as the second execution unit.

1 83. (Previously Presented): The processor of claim 67, wherein the first and second
2 ALU share the source operand stored in the first input register of the first ALU substan-
3 tially simultaneously.

1 84. (Previously Presented): A processor, comprising:
2 a first arithmetic logic unit (ALU);
3 a second ALU;

4 a mulitplexer (MUX) having i) a first input coupled to a first input of the first
5 ALU, ii) a second input coupled to source operands, and iii) an output providing a first
6 input to the second ALU, the MUX permitting both the first and second ALU to share the
7 same source operand; and

8 an instruction set defining an instruction that when decoded operates the MUX to
9 permit both first and second ALUs to share the same source operand.

1 85. (Previously Presented): The processor of claim 84, further comprising:

2 a local bus for communicating with a memory, wherein the first and second ALUs
3 share the same source operand from memory.

1 86. (Previously Presented): The processor of claim 84, further comprising:

2 a register decode value of the instruction set that defines source operand bypass-
3 ing that allows source operand data to be shared among the first and second ALUs by di-
4 rectly addressing a source register of the first ALU.

1 87. (Previously Presented): The processor of claim 86, wherein the source operand by-
2 passing value allows the second ALU to receive data stored at an effective memory ad-
3 dress specified by a displacement operand in the previous instruction executed by the first
4 ALU.

1 88. (Previously Presented): The processor of claim 84, further comprising:

2 a register file containing a plurality of general-purpose registers for storing inter-
3 mediate result data processed by the first and second ALUs.

1 89. (Previously Presented): The processor of claim 84, wherein the first and second
2 ALUs are parallel ALUs.

1 90. (Previously Presented): The processor of claim 84, further comprising:
2 a current ALU as the first ALU; and
3 an alternate ALU as the ALU unit.

1 91. (Previously Presented): The processor of claim 84, wherein the first and second
2 ALUs share the same source operand substantially simultaneously.

1 92. (Previously Presented) A method for use with a processor, the method comprising:
2 providing a multiplexer (MUX) having a first and second MUX input and a MUX
3 output;
4 coupling the first MUX input to a first input of a first ALU;
5 coupling a second MUX input to a first input register of a second ALU; and
6 directly providing, by the MUX output, a first input to the second ALU, the MUX
7 permitting both the first and second ALU to share a source operand stored in a first input
8 register of the first ALU.

1 93. (Previously Presented): The method of claim 92, further comprising:
2 defining a register decode value within an instruction set that specifies source op-
3 erand bypassing, such that the MUX, in response to the register decode value that speci-
4 fies source operand bypassing, selects the first MUX input coupled to the first input of
5 the first ALU as the MUX output, the MUX output providing the first input to the second
6 ALU.

1 94. (Previously Presented): The method of claim 93, wherein the source operand by-
2 passing value allows the second execution unit to receive data stored at an effective
3 memory address specified by a displacement operand in the previous instruction executed
4 by the first execution unit.

1 95. (Previously Presented): The method of claim 92, further comprising:
2 communicating with a memory;
3 storing intermediate operands in a register file; and
4 identifying an instruction decode stage for coupling the register file to the first
5 and second input registers of the first and second ALUs to provide intermediate operands
6 as source operands, and for coupling a memory bus to the first input register of the of the
7 first ALU to provide source operands from the memory.

1 96. (Previously Presented): The method of claim 95, further comprising:
2 providing, by the first input register of the first ALU, source operands from the
3 memory to both the first input to the first ALU and to the first MUX input, thereby per-
4 mitting the first input to the second ALU to share the source operands from the memory
5 directly from the first input register of the first ALU.

1 97. (Previously Presented): The method of claim 92, further comprising:
2 including a pipeline of the processor, the pipeline having a plurality of stages in-
3 cluding instruction decode, writeback, and execution stages, the execution stage having a
4 first and second execution unit, each having one of the first and second ALUs, respec-
5 tively.

- 1 98. (Previously Presented): The method of claim 97, further comprising:
defining a register decode value that defines result bypassing of a result from a
previous instruction executing in pipeline stages of the processor.
- 1 99. (Previously Presented): The method of claim 98, further comprising:
2 identifying a pipeline stage register for use as a source operand in an instruction
3 containing the register decode value by directly addressing a result register.
- 1 100. (Previously Presented): The method of claim 99, further comprising:
2 explicitly controlling data flow within the pipeline stages of the processor through
3 the use of a register result bypass (RRB) operand in the register decode value.
- 1 101. (Previously Presented): The method of claim 100, wherein the step of explicitly
2 controlling comprises:
3 retrieving data from the first execution unit; and
4 returning the data to an input of the first and second execution units as specified
5 by the RRB operand, thereby bypassing write-back of the data to either a register file or
6 memory at the writeback stage.
- 1 102. (Previously Presented): The method of claim 101, wherein the step of identifying
2 further comprises:
3 explicitly specifying the pipeline stage register to be used as the source operand
4 for the instruction.

- 1 103. (Previously Presented): The method of claim 102, further comprising:
2 encoding the RRB operand in fewer bits than a regular register operand.
- 1 104. (Previously Presented): The method of claim 97, further comprising:
2 defining a register decode value that defines source operand bypassing of source
3 operand data.
- 1 105. (Previously Presented): The method of claim 104, further comprising:
2 identifying a pipeline stage register for use as a source operand in an instruction
3 containing the register decode value by directly addressing a source register.
- 1 106. (Previously Presented): The method of claim 105, further comprising:
2 sharing source operand data among the first and second execution units of the
3 pipelined processor through the use of a source bypass (RISB) operand in the register de-
4 code value.
- 1 107. (Previously Presented): The method of claim 106, wherein the step of sharing fur-
2 ther comprises:
3 receiving data at the second execution unit, the data stored at a memory address
4 specified by a displacement operand in a previous instruction executed by the first execu-
5 tion unit of the processor.

1 108. (Previously Presented): The method of claim 107, wherein the step of sharing fur-
2 ther comprises:

3 realizing two memory references through the use of a single bus operation over a
4 local bus.

1 109. (Previously Presented): The method of claim 108, wherein the step of sharing fur-
2 ther comprises:

3 encoding the RISB operand with substantially fewer bits than those needed for a
4 displacement address.

1 110. (Previously Presented): The method of claim 92, further comprising:

2 sharing a source operand stored in a first input register of the first ALU at the first
3 and second ALU substantially simultaneously.

1 111. (Previously Presented) An apparatus, comprising:

2 means for providing a mulitplexer (MUX) having a first and second MUX input
3 and a MUX output;

4 means for coupling the first MUX input to a first input for a first ALU;

5 means for coupling a second MUX input to a first input register for a second
6 ALU; and

7 means for directly providing, by the MUX output, a first input to the second ALU,
8 the MUX permitting both the first and second ALU to share a source operand stored in a
9 first input register of the first ALU.

1 112. (Previously Presented): The apparatus of claim 111, further comprising:

2 means for defining a register decode value within an instruction set that specifies
3 source operand bypassing, such that the MUX, in response to the register decode value
4 that specifies source operand bypassing, selects the first MUX input coupled to the first
5 input of the first ALU as the MUX output, the MUX output providing the first input to
6 the second ALU.

1 113. (Previously Presented): The apparatus of claim 112, wherein the source operand
2 bypassing value allows the second execution unit to receive data stored at an effective
3 memory address specified by a displacement operand in the previous instruction executed
4 by the first execution unit.

1 114. (Previously Presented): The apparatus of claim 111, further comprising:

2 means for communicating with a memory;

3 means for storing intermediate operands; and

4 means for identifying an instruction decode stage for coupling the register file to
5 the first and second input registers of the first and second ALUs to provide intermediate
6 operands as source operands, and for coupling a memory bus to the first input register of
7 the of the first ALU to provide source operands from the memory.

1 115. (Previously Presented): The apparatus of claim 114, further comprising:

2 means for providing, by the first input register of the first ALU, source operands
3 from the memory to both the first input to the first ALU and to the first MUX input,
4 thereby permitting the first input to the second ALU to share the source operands from
5 the memory directly from the first input register of the first ALU.

1 116. (Previously Presented): The apparatus of claim 111, further comprising:
2 means for sharing a source operand stored in a first input register of the first ALU
3 at the first and second ALU substantially simultaneously.

1 117. (Previously Presented) A computer readable media, comprising: the computer
2 readable media containing instructions for execution in a processor for the practice of the
3 method of,
4 providing a mulitplexer (MUX) having a first and second MUX input and a MUX
5 output;
6 coupling the first MUX input to a first input of a first ALU;
7 coupling a second MUX input to a first input register of a second ALU; and
8 directly providing, by the MUX output, a first input to the second ALU, the MUX
9 permitting both the first and second ALU to share a source operand stored in a first input
10 register of the first ALU.